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ABSTRACT
RAPID is a system capable of providing convenient digital analysis of
video data in real-time. RAPID has two modes of operation. Tho.'first
i
allows for continuous digitization of an E1A RS-170 video signal. Each frame-
in the video signal is digitized and written in 1/30 of a second into RAPID's 	 = ' j
s<,
internal memory. This memory is organized as a two-dimensional 256 x 256
array of 8-bi.t bytes. The second mode leaves the content of the internal mem-
ory, independent of the current input video. In either mode, a digital processor I
(computer) can randomly access (read or write) any byte (or word) in
RAPID's memory specified by a 16 (15) bit address. The cycle time of that
access is about 5 µs (5 to 7 CPU cycles). In both modes of operation the
image contained in the{ iiemory is used to generate an EIA, RS-170 compo's#e
video output signal representing the digitized image in the memory so that it
can be displayed on a monitor.
JPL Technical Memorandum 33 -772	 vii;
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1. INTRODUCTION
The need for a device to provide digital high-speed random access to
elements of TV images is we-14" established in the pattern recognition, artifi.
cial intelligence and r pmote sensing research communities. 	 The existing
commerciaLunits prod ide either slow random access -of about 1/30 second or
require use of constrained and noncommercial camera equipment. 	 Faced
with the requirement of real-time analysis of images in the robotics project
at XPL, we dlesigned and built RAPID, which is a prototype of the kind of
device which^s essential to digital real-time analysis of standard video data.
The design effort started in May 1975, and was completed in March 1976.
We expect to have a working system in June 1976.	 RAPID will replace the
existing video digitizing equipment (also an in-house product) and will sub-
stantially replace the RAMTEX RX-100A graphics, gray level and color display
system currently used in the robotics proj ect.
The sensors used in the current system are two GE TN-2000 cameras
(charge injection solid-state TV cameras), 	 Both cameras are equipped with
50 mm automatic iris lenses.	 We expect to add another camera equipped
with a 12. 5-mm lens.	 The two 50-mm cameras will be used for stereo tri-
angulation and relatively high-resolution analysis; the 12. 5-mm}-lens camera
will be used for wide-area crude observations. 	 No color information is avail-
able in the present system.
To allow for the multiplicity of sensors, RAPID is provided with a video
selector which can select one of seven video channels for digitization; RAPID
locks on an external EIA RS-170 sync signal.
	 Figure I gives a broad over-
view of the visual sensor and RAPID systems.
RS-170
COMPOSITE
VIDEO	 CONTROL
GE
	 VIDEO
TN-2000	 R5-170
SCENE
CAMERA VIDEO
SELECTOR
VIDEO
RAPID
GA SPC-16/85
REAL-TIME
VIDEO
=TN-2000E:f
MINICOMPUTER
IN-OUT
DATA BUS
SYNCGE ERATOR
!IR
14 MHz Ai
Fig., 1.	 System overview
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II. SENSORS
The TN-2000 has a sensor array of 188 x 244 photosensitive elements.
These elements are scanned by the camera system to generate RS-170 com-
posite video. The video digitization in RAPID to performed 1ri such a way that
there are 192 x 240 digitizations for 	 TV scan. RAPID's memory is organ-
ized as a 256 x 256 byte array. Hence, 64 bytes on the right-hand side of each
row and the bottom 16 rows are not modified by video data and can be used by
the computer and software as an auxiliarjr memory.
III, RAPID'S MEMORY ADDRESSING SCHEME
RAPID's memory is composed of 128 Mostek MK-4069P-7 chips.
These are random access dynamic chips, each containing 4096 bits addressed
by a 12-bit address word. The 12-bit address is transmitted in two steps as
6-bit column address and 6-bit row addressf,; The 128 chips are implemented
on four identical cards. each containiniz two blocks. A and B, and each block
has two parts, L and R. Each part is composed of 8 chips. A byte is stored
on 8 chips of a part with the same 12-bit address. The 8 chips of a pa, t are
always accessed in parallel.
The computer addresses a byte by a 16-bit address word which selects
the ca ,41,4, blook, part, and the &ddres.s of the chips. The addressing scheme
is described in Fig. Z.
The 12-bit address of the bit on the chips corresponds to 6 bit CAD
address) and 6 bit RAD (row address). The matching is not done
ADDRESS SEMANTICS ON COMPUTER SIDE
ROW (HORIZONTAL IMAGE LINE
	 COLUMN (VERTICAL LINE
	
-^-" ^1514^1312 ^ 1 11 1 10 4 8 7 1 6 1 5 1 4	 2 1 0
VL
	
C5 C4 I^f C2 C 1 '5 R4 '3 CO '2 '1 '0	 SELECT
12-bit CHIP ADDRESS SELECTION	 CARD SELECT
6 FOR ROW ADDRESS	 0, 1, 2, 3
AND 6 FOR COLUMN ADDRESS	
BLOCK SELECT
A, B
ADDRESS SEMANTICS ON RAPID MEMORY
Fig. 2. Addressing scheme
JPL Technical Memorandum 33-772
- - ----------
in a straightorward manner because of memory-refreshing constraints (to
be discusavId later). RAPID I E; memory can be enc=ased by the computer also
as a 16-bit-word memory device, in which case only a 15-bit address is
specified. That is, both It and J, bytes are accessed simultaneously.
IV. DIGITIZED VIDEO BUFFERS
The A/D converter of the input video signal 'Operates in the frequency
of 3, 6 MHz as determined by four 14,318-Mllz click pulses, That Is, it sends
one (8-bit) byte every 280 ns as dictated by the video scan rate. This rate 1^'
faster than the memory cycle (which is at least a mininium of 425 ns); hence
the digitized video must be buffered before being stored into RAPID's mem-
ory, Tw;o 16-byte buffers were built, one for reading digitized video in, and
the other for generating video output. Each of these buffers operates In double
buiXot-ing mode and allows wide parallel access to RAPID's memory for video
I/O (8 bytes in parallel), * A,,I^h releases sufficient time for computer access.
V. DIGITIZED VIDEO INPUT 13UFFER ORGANIZATION
The 16-byte input buffer has two identical parts, A and B, used for
double buffering, When one part is used for videq.,input, the other part is
stored 8 bytes (64 bits) in parallel in one memory cycle on RAPID's memory
within 700 ns, as shown in Fig. 3.
2.24 14 $	 2.24 ji s
1-- 280 ns
I 1 2 1 3 1 4 
1 
5 
i 
6 7 0 1 2 3 
j 
4 5 
1 
6 7
A BUFFER IS BERG	 8 BUFFER IS CEING
FILLED I byte EVERY	 FILLED I byte EVERY
280 ns	 280 ns
700 ns	 700 ns
	
^8 —15--^WRITTEN	 ^A ISWR Ity
	
TO MEMORY	 TO MEIvr,,J'AY
1.54 14	 1 54 ps
-^ -^T--IME ^JNTWALS WHERE
RAPID's MEMORY CAN BE
ACCESSED BY THE COMPUTER
A AND B WRITING TIME INTERVAL CAN BE SHIFTED
Fig. 3. Inpk7 t buffer time cycle (when no computer access cycle
is in progress on buffer cycle request)
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VIA DIGITIZED VIDE' OT-ITPUT BUTTER ORGANIZAT!ON
The output buffox- is organized into two parts, A and 33, as is the case
with the Input buffer. While one part 
of 
the buffer Is filled with 8 bytes In
parallel from. memory in 700 ns, the other part (8 bytes) is converted by
the D/A converter Into video signal at a rate of one byte every 280 ns, as
shown In rig. 4,
In both cases, RAPID's memory is free for 1. 54 " every 2. 24
During this time, the computer can access the memory. The computer /video
memory access scheduling is shown in Fig. 5 If there is a computer access
cycle to RAPID's memory in progress when the buffer cycle is requested,
the buffer cycle is postponed until the current computer memory cycle Is
completed (in less than 1 I.Ls),
2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
A BUFFER TO VIDEO	 0 SUFFER TO VIDEO
I Isyte EVERY 280 ns	 I byte EVERY 280 ns
	
BBUFFER
	
'A BUFFER"
	
IS FILLED	 IS FILLED
	
IN 700 ns	 IN 700 ns.
	
o	 TIME INTERVAL WHEN
RAPID'S MEMORY CAN BE
ACCESSED BY THE COMPUTERS
Fig. 4. Video output buffer memory cycle (when
RAPID] s memory is free on buffer request)
2.24
COMPUTER REQUESTS MEMORY
AT THE SAME TIME AS VIDEO.	 xxxxxxxxxi++H+++	 xxxxxxxx
VIDEO HAS PRIORITY	
I
COMPUTER REQUESTS MEMORY	 0
JUST BEFORE VIDEO; VIDEO	 xxxxxxxx	 ........ xxxxxxxxx
DOESN'T INTERRUPT COMPUTER I
COMPUTER DOESN'T INTERRUPT
VIDEO	 WMOXX4+1^
VIDEO MEMORY REQUEST (PERIODIC)
COMPUTER MEMORY REQUEST RANDOM)
VIDEO USING MEMORY
COMPUTER USING MEMORY (700 ns)
Fig. 5, Memory access conflicts solution
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VIT. mrlmolty REFRMIJING
Because the 4096P-7 is a dynamic nieniory, it has to be refreshed
(e. g., each row in the chip must be accessed) every 2 nis. The 01 TN-
2000 cameras repeat every line twice, hence we are interested In every
oth4' line of the odd field or the even iteld. Only 240 lines and 192 pixels
of every line are to be stored in every picture.
When the video Input contains a, repeated line, this line Is not digitized
and the memory is refreshed by displaying the proper line that Is already in
the memory (I., e. , digitized video output). In order to refresh every row of
the memory, chips row and column addressing is done as shown In Fig. 6.
This mapping refreshes every memory row even though the digitized video
column number goes up to only 192. The mapping causes the following
memory allocation (Fig, 7):
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
CAD	 RAD
Fig. 6. Chip addressing scheme
ONE CHIP OF BLOCK A	 ONE CHIP Of BLOCK
CHIP COLUMN CHIP COLUMNCHIP CHIP
ROW 0 1	 2	 3	 4	 -	 -	 -	 ROW 0	 1	 2	 3	 4	 5	 6 7
0 1 17	 193	 0 2	 18	 194
1 3 19 1 4	 20
	
•
2 5 21 2 6	 22	 •
3 7 23	 3 8	 24	 0
4 9
X	 X
X
	 •	 X	 •	 X	 •	 X	 4 10	 X	 •	 X	 •	 X	 • X
$ 11 X	 •	 X	 •	 X	 X 5 12	 X	 •	 X	 X	 • X
6 13 X	 X
	 •	 X	 •	 X 6 14	 X	 •	 X	 •	 X	 • X
7 15 X	 X
	 •	 X	 •	 X 7 16	 X	 •	 X	 •	 X	 • X
8 25 41 26	 42
)F THEW;VIDEO LItAr
BEGINNING
of THE 2.d VIDV; LINE	 2;BUF;ERS 	 v 192 pixels r, I LINE
NUMBER S INSIM SQUARES ; TAND FOR JEQUFNTIAL BUFFER NUMBERS
WRITTEN C44 THAT EI.EtAENT
X = CHIP BM NOT MODIFi D 0,Y VIDI -0 sMQHT-HAND SIDE OF VIDW
LINt ELEMENTS 192 THROU13H Z46i
FULL REI-RESH IVILLOCCIJR E^FR%'9s h, LINE
Fig, 7, Memory refreshing for horizontal lines 1 - 240
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Figure 7 shows a sample chip of memory part A and a sample chip of
memory part B. All chips in the same memory block are address ,04 simi-
larly. There are 64 chips for each memory block, corresponding to the
64 bits of the corresponding buffer part. Tf ,.e diagram shows the corre-
spondence of the buffer bits onto the memory chips (for writing or reading).'
The longest time that passes between two refreshings occurs between line
number 240 and line 8 (of the next field). The chip portion corresponding
to lines 240 through 256 W,,, shown in Fig. 8, which Includes the worst case
of no refresh-- period. 	 ^111
CHIP (;ULUMN CHIP
59 6d 61 62 63 ROW 262.5-240 ft 22.5
X X X X 0
22.5 + 7.66 n 30.16 LINES
EVERY LINE w 910 CLOCK PULSES,
X X X X I
No., 63.514S
30.16 X 63.^ 14s w 1.915 ow < 2 ms
0	 e	 0	 0	 X X X X 2 X - PART 01 
THE 
MEMORY THAI
IS PICTURE-fRIEE
X _
­
 X - X X X	 4
Fig. 8. Addressing for lines 240-256 and worst case no refresh time
VIII. MEMORY CYCLE
As can be seen from the circuit, whene-,;^er there is a video-memory
request or a computer -rnemory request, the memory cycle begins unless
there is an incompleted cycle in progress. The wave shapes that the memory
cycle generates -are shown in Fig. 9.
0 70 140 210 280 350 420 490 560 630 700
RAS
CAS
RAD"f
CAD
RCL6C K,
VIDEO MEMORY REQUESTVMEM
COMPUTER MEMORY REQUEST
REQUEST^
LINE
Fig. 9. Wave shapes generated by memory cycle
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If the request line remains high even after the cycle is over (which
means another request was waiting), it takes 70 no to reset the .KELOCK
flipflop, which assures at le.,^ot 210 no (125 no is the minimum lapse of time
between two cycles) between two consecutive RAS. Therefore, the memory
cycle is 700 ns.
IX. SPC-16 1/0 SOFTWARE TO RAPID
CPU,-RAPID communication is done by programmed 1/0 operations
with interrupts. In order to access 64-byte memory, we need 16 bits of byte
address or 15 bits of word address and 16 (8) lines for word (byte) content.
It takes 2 1/0 instructions for the SPC-16 CPU, which has a 16-bit 1/0 bus
to "READ" or "WRITE" to the digitizer.
The digitizer represents two different devices for the CPU:
(1) ADDRESS device, and (2) DATA device. RAPID sends a DMA request
to CPU to avoid conflicts with other 1/0 instructions to RAPID. Otherwise a
conflicting instruction could change the DATA buffer content.
Both "WRITE" and "READ" to/from the digitizer are executed in two
SPC -16 instructions.
"READ" from digitizer
(1)	
I 
WRITE to ADDRESS device 
I
G	 WRIT signal is sent by CPU
T_4	 -
r	
DTP ,is sent by CPU
€	 Data is accepted from
t	 OUTBUS U ADDRESS buffer^
4-
fl
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iADDRESS device s6nds DMAREQ
until memory is ready
Data is transferred from
memory to DATA buffer
(2)	 READ from DATA device
READ signal is sent
I	 by CPU
N	 _
{
j
	
	 Data is transferred
from DATA buffer to INBUS
(1) Write instruction to ADDRESS device with the address of the
memory we want to read
(2) Read instruction to DATA device.
"WRITE" id digitizer
(1)	 WRITE to DATA device
WRIT signal is sent by CPU
DTP is sent by QPU
T__
Data is accepted from
outbus to DATA buffer
S	 JPL Technical Memorandum 33-772,
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E
e
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(2)
F'r
r
WRITE to ADDRESS device
WRIT signal is sent by CPU
DTP is sent by CPU
Data is accepted from
	 I
OUTBUS to ADDRESS buffer
ADDRESS device sends DMAREQ I
until memory is ready
Data is transferred from
DATA buffer to memory
(1) Write instruction to data device with content we want to write.
(2) Write instruction to address device with the address of memory
where we want to write
--	 Timing for output to the DATA device is shown in Fig. 10.
,I
IOADD
WRIT
DTP
DOUT
ACK {
DATA	 35 ns
CREAD j
Fig. 10. DATA device output timing
s
	,.
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Timing for output to the ADDRESS device is shown in Fig. 11
Output tc the DATA device resets the CREAD mode; on the other hand,
output to the ADDRESS device sets RAPID to the CREAD mode. Just before
completing the RAPID write cycle, which means during the Execution, RAPID
can be either in the CREAD or the CWRITE mode. The output to the
ADDRESS device is executed according to the mode.
(1) In the CREAD mode: data is transferred from memory to the
DATA buffer.
(G) In the CWRITE modes,,,. data is transferred from the DATA buffer
to memory.
Input from the ADDRESS or DATA device will not affect the CREAD mode
flipflop.
IOADA { ._ t
WRIT
	
r	
I	 ^
DTP {
DOUT {
r	 _i	 a
ACK
3	 ^
DMAREGt{
ADDRESS," 1
^	 1
CMR
I
RELOCK
1-4
i
_ 630 ns —^
	 d
	
RAS	 70 ns --o-1	 —► {.-70 ns
^	
1
CREAD { t	 ,
t
THIS PERIOD OF TIME
DEPENDS ON MEMORY STATUS
Fig. 11. ADDRESS Oevice output timing
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On completion of either the "READ" or "WRITE" cycle, RAPID will be
in the CREAD anode. This permits a sequential 1/0 instruction to the
digitizer without having to modify the CREAD flipflop with a control instruc-
tion, When the program doesn't complete the RAPID I/O cycle, it must set
the CREAD flipflop with the corresponding control instruction.
X. TEST AND CONTROL INSTRUCTIONS TO DIGITIZER
A. TEST INSTRUCTIONS
To ADDRESS device: 000 test is true when interrupt is enabled.
To ADDRESS device: 001 test is true when power is on.
To ADDRESS device: 010 testis true when in half-word mode.
To ADDRESS device: Olt testis true when in CREAD mode.
To ADDRESS device: 100 test is true when picture is completed.
To DATA device: 000 test is true when in no- camera mode.
To DATA device: iii test is true when camera iii is on.
'	 B.	 CONTROL INSTRUCTIONS
To ADDRESS device;i 000 sets interrupt on.
To ADDRESS device: 001 sets interrupt off.
To ADDRESS device: 010 sets half-word mode.
To ADDRESS device: 011 sets full -word mode.
To ADDRESS device: 100 sets CREAD mode.
To DATA device: 000 stops cameras.
To DATA device: iii selects camera iii
C.	 RAPID INITIALIZATION INSTRUCTION
ADDRD EQU Xr	 I- ADDRESS device number.-
DATAD EQU X'	 ' DATA device number.
INTON EQU 0 interrupt on (control instrument number) to ADD device.
INTOF EQU
	
1 interrupt off (control instrument number) to ADD device.
TPL Technical Memorandiim 33-772	 ll
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HWM EQU  2
FWM EQU	 3
RM EQU 4
MSK EQU	 0
POW EQU	 I
HWMT EQU	 2
RMT EQU	 3
half word (control instrument number) to ADD device.
full word (control instrument number) to ADD device.
read mode (control instrument number) to ADD device.
interrupt In test to ADDRESS device,
power test to ADDRESS device.
half-word mode test to ADDRESS device.
read mode test to ADDRESS device.
D. I/O TO RAPID
LDV A, 200
LDV B, X 1 517 1
	Those four instructions are for output to RAPID. In this
sample 200 is written to 16-bit address 517, which
DTOR A, DATAD	 corresponds to eleriient 5 in horizontal line 23.
DTOR B, ADDRD
J LDR A, X15171
	
Those three instructions are for input from RAPID. In
this case, content of address 517 is read to Reg B.
DTOR A, ADDRD
DTIR B, DATAD
XI. BLOCK AND LOGIC DIAGRAMS
A block diagram of the RAPID system (Fig. 12) and logic diagrams of
the different; 	 (Figs. 13-18) are presented in this section, The block
diagram contains the allocation of the different logic units to the boards.
It is hoped that this will make comprehension of the logic diagrams of the
boards less difficult.
12	 JPL Technical Memorandum 33-772
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RAPID Block Diagram Key
A OTB(0-15) outbus
B INB (0 -15) inbus
C FAP, WRIT, DTP, SYRT, READ, 1HLD, POLL, 1ACK, 1PS1 (standard
SPC-16 output control signals)
D DREQ, IPSO, IPSI, IREQ (standar-A SPC-16 input control signals)
	 j
E POW, VDRIVE (power-on signal, vertical drive signal)
F CAM S (0-2) (camera selection)
°	 G
V
CWRITE, HWORD (computer writing signal, half-word signal)
H ACK (RAPID is ready for 1/0 signal)
,I DOUT, DATA, ADDRESS (data out signal, bus control signals)
J I(0-15) (two-directional data bus)
K 14-MHz clock
L CAL, VMEM, RAS, RCLOCK (information for data buffer timing
I control)
M ADDRESS (specified whether the next memory cycle is data buffer
memory transfer or memory video transfer)
N CCARD(0-3), ALRAS, ARRAS, BLRAS, BRRAS (chip selection
information for computer/memory transfer)
O C(0-15) (content data bus computer to memory, memory to computer)
P
a
A(0-5) (6 bits of chip column address or chip raw address)
Q CAS (column address, strobe)
R L, B, VMEM, VREAD (select card(0 1, 2, 3) buffer block (A/B) buffer
part (L/R) and mode (video input/nonvideo)
S V(0-1) (digitized pixel to memory or froth memory)
T ARAS, BRAS, V'CARD (chip control data for video I/p)
U A(0-5) (column or raw address of data coming from video)
	
3
V CAMS - CAMERA SELECT (3 lines)
9
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W CDURST — color burst flag (follow the horizontal drive)
l) '	 X CSYNC - composite sync
ZI DIGITIZDD (0-7) lines — A/D convertor output
ZO (0-7) lines D/A input
C I 15=bit data for address data to address device (full word mode)
C 2 bus to access 8 bit data (,left part) to or from RAPID
C 3 8-bit data (right part) to or from RAPID
C4 8-bit data (right part to RAPID, left part from RAPID)
	 >
C5 input data bus transceiver (left 8 bit)
C6 input data bus transceiver (right 8 hit)
DC DC restore
ADC A/D converter
DAG D/A converter
S 1 A/D converter output control according to mode of operation
(current digitization display from memory)
`	 S2 content or address selector
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Fig. 13. Memory board
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